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A Flexible Scan-in Power Control Method in 
Logic BIST and Its Evaluation with TEG Chips 
Takaaki Kato†, Senling Wang††, Yasuo Sato†, Seiji Kajihara† and Xiaoqing Wen† 
Abstract— High power dissipation in scan-based logic built-in self-test (LBIST) is a crucial issue that can cause over-testing, 
reliability degradation, chip damage, and so on. While many sophisticated approaches to low-power testing have been 
proposed in the past, it remains a serious problem to control the test power of LBIST to a predetermined appropriate level that 
matches the power requirements of the circuit-under-test. This paper proposes a novel power-control method for LBIST that can 
control the scan-shift power to an arbitrary level. The proposed method modifies pseudo-random patterns generated by an 
embedded test pattern generator (TPG) so that the modified patterns have the specific toggle rate without sacrificing fault 
coverage and test time. In order to evaluate the effectiveness of the proposed method, this paper shows not only simulation-
based experimental results but also measurement results on test element group (TEG) chips.  
Index Terms— logic BIST, low power test, scan design, scan-in power control, pseudo-random pattern 
——————————      —————————— 
1 INTRODUCTION
T is well-known that scan testing for logic circuits suf-
fers from excessive power consumption compared with 
normal operations. While there are two modes in scan 
testing, namely the shift mode and the capture mode, 
excessive power consumption may occur in both modes, 
and it may cause over-testing, reliability degradation, and 
so on. In shift mode, even chip damage may occur [1][2].  
Over the years, many sophisticated low-power-testing 
approaches have been proposed, which are based on the 
reduction of switching activity during testing. For scan 
testing with deterministic test patterns, don’t-care (X) fill-
ing, which assigns appropriate logic values to unspecified 
bits of test patterns, is a typical approach [2][3]. As a de-
sign for testability (DFT) based approach, blocking circuit-
ry insertion blocks the propagation of signal transitions 
from flip-flops to the combinational portion of a circuit-
under-test (CUT) [4][5]. Scan segmentation is known as an 
effective technique to reduce shift power, which splits a 
scan chain into multiple segments and performs the shift 
operation of each segment at different time cycles [6][7].  
The test power issue is especially severe for logic built-
in self-test (LBIST) because pseudo-random patterns gen-
erated by a test pattern generator (TPG), such as a linear 
feedback shift register (LFSR), are used. Because correla-
tion between successive bits of pseudo-random patterns is 
low, the power issue more likely occurs. Various low-
power-testing methods for LBIST have been proposed. 
For example, vector inhibition and selection eliminates (or 
masks) useless test patterns for fault detection [8][9][10], 
TPG modification manipulates the toggle rate of pseudo-
random patterns through many ingenious low-power 
TPG design to reduce the scan-in power (power dissipa-
tion caused by shifting test patterns into scan chains), 
such as LT-RTPG [11], ALP-RTPG [12], pseudo low-pass 
filter (PLPF) [13][14], low-power decompressor [15], preselect-
ed toggling TPG [16] and programmable LP-PRPG [17]. In 
addition, a method to reduce the scan-out power (power 
dissipation caused by shifting test responses out of scan 
chains) was also proposed in [14][18] by filtering test vec-
tors with high toggle rates on capture responses before 
the scan-out operation is conducted. 
While the above low-power approaches can signifi-
cantly reduce the scan-shift power for LBIST, two prob-
lems still remain. One is the over-reduction of test power 
that may lead to test escape. According to power re-
quirement for each design, an appropriate level of test 
power for the CUT should be determined. The other is the 
fault coverage loss due to test pattern modification. It is 
known that the loss of randomness of pseudo-random 
test patterns may lead to the degradation of fault cover-
age. For the fault coverage problem, several methods 
have been proposed e.g., test point insertion [19][20][21], 
reseeding [22], and sequential observation under multi-cycle 
tests [13][14][23]. Since the requirements of power-
consumption and fault coverage vary with applications 
and devices, a low-power scheme for LBIST that can pro-
vide flexible and scalable scan-shift power control is 
strongly required. 
This paper presents a low-power LBIST method that 
can control the scan-shift power to an arbitrary target lev-
el without sacrificing fault coverage or test time. As a cir-
cuit for reducing scan-shift power, the proposed method 
employs two or more types of PLPFs [13] that suppresses 
the toggles of a scan-in bit sequence. Each PLPF can 
change a given scan-in bit sequence to the one with a 
fixed toggle rate, but the proposed method realizes the 
target toggle rate by switching an active PLPF among the 
prepared PLPFs according to a precomputed scheduling. 
Because a trade-off exists among scan-in power reduction, 
fault coverage improvement and hardware overhead, this 
paper provides three types of power control approaches 
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with different priorities. In addition, optimally designed 
PLPF circuits consisting of fewer logic gates than the orig-
inal design [13] are described. 
Experimental results to evaluate the effectiveness of 
the proposed method consist of two parts, which are log-
ic/fault simulation to calculate toggle rates and fault cov-
erage, and TEG chip measurements to observe the reduc-
tion of circuit current and delay during scan-shift opera-
tion. Simulation results show that the proposed method 
can control the scan-in toggle rate to a given target level 
within 0.2% errors, and fault coverage were increased by 
8.41% for the stuck-at fault model and 4.94% for the tran-
sition-fault model. The TEG measurement results confirm 
a strong correlation between the toggle rate and circuit 
current, or between the toggle rate and circuit delay. The-
se results imply that the proposed method can flexibly 
control the circuit current and delay during the scan-shift 
operation. 
This paper is a complement to our previous paper pre-
sented in [24] that addresses the fundamental idea of the 
flexible scan-in power control and shows simulation 
based experimental results. This paper adds the TEG 
based experimental results to the previous paper. Fur-
thermore, this paper newly includes examples of the 
scan-in power control method and simulation-based ex-
perimental results in terms of the transition fault coverage 
and the detailed area overhead using CMOS 65nm tech-
nology. 
The remainder of the paper is organized as follows: 
Section 2 describes the underlying scan-in power reduc-
tion method using the PLPFs proposed in [13]. Section 3 
introduces the optimized PLPF design. Section 4 presents 
the novel scan-in power control method. Section 5 shows 
the experimental results of the proposed method in terms 
of toggle rates, fault coverage and area overhead. Section 
6 shows the TEG chip design and the measurement re-
sults of actual physical power under scan-in power con-
trol. Finally, Section 7 concludes the paper. 
2 PLPF FOR SCAN-IN POWER REDUCTION 
A circuit named PLPF has been developed for reduc-
ing the scan-in power of LBIST [13]. Fig. 1 shows the 
structure of the PLPF which is a combinational circuit 
composed of 2n-1(n1) inputs. Input Tj, where j corre-
sponds to a time, is directly extracted from the TPG 
which is typically composed of an LFSR and a phase shifter 
for filter (PSF) [25]. Tj is referred to as the current bit. In-
puts Tj+n-i (0<i<n) are the next n-1 bits to the current bit Tj 
and they are referred to as the future bits. Remaining in-
puts Sj-n+i (0<i<n) are the feedbacks from the first n-1 flip-
flops (FFs) of the scan chain and are referred to as the past 
bits. The output Sj of the PLPF is directly connected with 
the input of the scan chain. The combinational logic of the 
PLPF calculates the moving average and outputs Sj in-
stead of the current bit Tj. The future bits Tj+n-i and the past 
bits Sj-n+i work as a filter to eliminate the parts with high 
toggles in the pseudo-random patterns, and thus a modi-
fied low-power scan-in pattern to be inputted to the scan 
chain is generated. 
The toggle rate of the generated scan-in pattern is de-
termined from the number of inputs of the PLPF. The 
larger the number of the inputs becomes, the lower be-
comes the derived toggle rate from the PLPF. On the other 
hand, the area of the PLPF becomes larger as the number 
of inputs increases. Note that the PSF for extracting the 
future bits from the LFSR is simple and easy to imple-
ment. Fig. 2 shows an example of the PSF structure for a 
4-bit LFSR, which can provide scan-in bit sequences for 
four scan chains. Note that only one EXOR gate is needed 
to generate the future bit Tj+2 for the second scan chain 











































Fig. 1 Structure of the original PLPF (a) n=2 and (b) n=3 [13] 
Tj Tj+1 Tj+2
SC1 FF1 FF4 FF3
SC2 FF2 FF1  FF4 FF3   FF4
SC3 FF3 FF2 FF1 FF4









Fig. 2 Example of PSF structure for 4-bit LFSR 
3 OPTIMIZED PLPF DESIGN 
3.1 Logic structure 
The combinational logic of the PLPF requires a larger 
number of logic gates as the number of the PLPF inputs 
increases. As shown in Fig. 1, if the combinational logic to 
calculate the moving average is implemented as a majori-
ty function, the number of logic gates may increase expo-
nentially to the number of PLPF inputs. This paper pro-
poses an alternative PLPF design which consists of fewer 
logic gates than the original one and yet provides the 
same toggle reduction capability as the original one.  
Fig. 3 shows the logic structure of the proposed PLPF 
where the current bit Tj and the future bit Tj+n-i (0<i<n) ex-
tracted from the PSF are directly connected with an OR 
gate and an AND gate. A multiplexer is used to select the 
output of either the OR gate or the AND gate to the input 
of the scan chain and the multiplexer is controlled by the 
value of the past bit Sj-1 as a feedback from the first flip-
flop of the scan chain. The output value of the PLPF only 
toggles when the past bit Sj-1 is different from the current 
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bit Tj and the future bit Tj+n-i (0<i<n). Note that for n=2, the 
logic function of the proposed PLPF is the same as that of 
the original one, i.e. the logic functions of Sj for both of 
the circuits are the same. On the other hand, for n=3, the 
proposed PLPF is implemented with a different logic 
function from the original one. This is obvious from the 
fact that the input Sj-2 is not in the proposed PLPF. Such 
optimization becomes possible considering the nature of 
the moving average so that the value of Sj-2 is dependent 
on the values of Sj-1 and Tj. 
 
3.2 Toggle rate of modified scan-in patterns  
The toggle rate at the output of the PLPF can be calcu-
lated by the following formulas: 
 











                          





      
                                                  
 
Here, n denotes the number of input bits of the PLPF 
from the PSF, En denotes the average number of bits to 
toggle, and Tn denotes the toggle rate of the output value 
of the PLPF.  
Fig. 4 shows the state transition diagram of the PLPF 
for n=2. The left bit of the state denotes the value of the 
past bit Sj-1 and the right bit denotes the value of the cur-
rent bit Tj. The value labeled at each arc denotes the fu-
ture bit Tj+1. The output value of the PLPF will toggle, on-
ly when the current bit and the future bit have the same 
value but the current bit value and the past bit are differ-
ent. The toggle rate of the output of the PLPF can be cal-
culated using Formula (1) and Formula (2). As the occur-
rence probability of value 0 and value 1 in a pseudo ran-
dom pattern are 0.5 respectively, the probability of every 
state transition in Fig. 4 becomes 0.5. Table 1 shows the 
expected toggle rate of the PLPF with 2n-1 bit inputs from 
an LFSR. It can be seen that the PLPFs reduce the toggle 
rates of the scan-in patterns as the number of input bits 
increases. Compared with the structure of the original 
PLPFs, the proposed PLPFs need fewer logic gates i.e. an 
AND gate and an OR gate with n-bit inputs and a multi-
plexer, to achieve the expected toggle rates. In addition, it 
makes the DFT easier and it will be generalized to n-bit 
inputs for more scan-shift power reduction. 
 
TABLE 1 
EXPECTED TOGGLE RATE WITH PLPFS  




toggle rate (%) 
1 bit (n=1) 2 50 
3 bit (n=2) 6 16.67 
5 bit (n=3) 14 7.14 























































Fig. 4 State transition diagram of PLPF for n=2 
4 SCAN-IN POWER CONTROL 
One PLPF can generate scan-in patterns with a fixed 
toggle rate as shown in Table 1 by specifying the number 
of inputs. However, it cannot control the toggle rate to an 
arbitrary level using one PLPF only. For example, alt-
hough a PLPF can generate scan-in patterns with a toggle 
rate of 16.67% or 7.14%, no PLPF can generate patterns 
with a toggle rate of 10%. In order to match various low-
power requirements of devices and test applications, a 
method that can control the scan-in power to any user-
specified level is necessary. In this section, a novel method 
to realize a flexible scan-in power control is proposed.  
 
4.1 Scan-in Power Control Circuit  
To control the scan-in power flexibly, it is necessary to 
generate a scan-in pattern with any specified toggle rate. 
To generate such a pattern, it is a good way to divide a 
scan-in pattern into several partial patterns and to make 
the partial patterns with different PLPFs so that a partial 
pattern has a different toggle rate each other. By combin-
ing the partial patterns into a complete scan-in pattern, 
the toggle rate of the complete scan-in pattern can be dif-
ferent from the one obtained by only one PLPF. Depend-
ing on the dividing points in the scan-in pattern and the 
PLPF type used for the partial pattern, it is possible to 
realize an arbitrary toggle rate of the complete scan-in 
pattern. Such dynamic PLPF control in generation of a 
scan-in pattern achieves the flexible scan-in power control. 
Fig. 5(a) shows the structure of a dynamically con-
trolled PLPF including two PLPFs for n=2 and n=3. The 
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scan-in bit Sj can take its value from the current bit Tj di-
rectly, and it corresponds to choosing a PLPF for n=1. 
Hence there exist PLPFs for n=1, n=2 and n=3 in parallel 
between the PSF and the scan chain, and a multiplexer 
switched by predetermined control signals chooses a 
PLPF’s pattern to be used in the scan-in pattern. If every 
partial pattern is obtained using a PLPF for either n=2 or 
n=3, the toggle rate of the scan-in pattern will be larger 
than 7.14% but less than 16.67%. In this way, the dynami-
cally controlled PLPF can generate a scan-in pattern with 
an arbitrary toggle rate. However, this structure has a 
scalability problem that the circuit of scan-in power con-
trol will become very large and complex when more 
PLPFs with a large number of inputs are implemented for 
a design of multiple-scan chains. So this paper also pro-
poses an optimized structure of the dynamically con-
trolled PLPF.  
The circuit in Fig. 5(b), which is the optimized struc-
ture of the circuit in Fig. 5(a), is implemented with less 
area overhead. Instead of using two PLPFs for n=2 and 
n=3, a circuit consisting of invertors, OR gates, and AND 
gates, is used with the PLPF Control Signals for the future 
bits Tj+1 and Tj+2. When the values of the PLPF Control 
Signals are “11”, the future bits Tj+1 and Tj+2 are inactive 
and the value of the current bit Tj with a toggle rate of 
50% is applied to the scan chain. When the values of the 
PLPF Control Signals are “00“, the values of the future 
bits become active and a partial pattern, which is the 
same as the pattern generated by the PLPF for n=3, is ap-
plied to the scan chain. Thus, a scan-in pattern with dif-
ferent toggle rates from 7.14% to 50% can be generated by 




















































(b) Optimized logic structure 
Fig. 5 Dynamically controlled PLPF 
 
4.2 Scan-in Power Control Approaches 
By controlling the PLPF Control Signals during the 
scan-shift operation, it is possible to generate a scan-in 
pattern with any required toggle rate. The problem is 
how to decide PLPF types and when to change the values 
of the PLPF Control Signals for generating a scan-in pat-
tern.  
In this paper, the switch timing means the times sched-
uled to switch the PLPF for generating a scan-in pattern 
with the target toggle rates during scan-shift operation. 
Since there are many combinations of times that can 
achieve the target toggle rate, it is necessary to search the 
optimal switch timing, which controls the scan-in power 
to the specified level with high accuracy but prevents 
fault coverage loss due to the toggle reduction. During 
the scan-shift operation, more toggles occurring at the 
head part of a scan-in sequence can cause higher scan-in 
power than that at the tail part. Therefore, low toggle rate 
at the head part of the scan-in sequence should be more 
effective to reduce the total scan-shift power. On the other 
hand, the scan-in patterns have a trade-off between the 
toggle rate and fault coverage, that is, a low toggle rate 
pattern generally degrades fault coverage. It is necessary 
to avoid fault coverage degradation by remaining a part 
of the scan-in pattern with higher degree of randomness 
such as an LFSR pattern. In order to find an optimal solu-
tion in the trade-off, this paper proposes a method to de-
termine a switch timing such that a scan-in pattern con-
sists of the head and tail-part with lower toggle rate, and 
the middle part with high toggle rate. The scan-in power 
control circuit shown in Fig. 5 controls scan-in patterns in 
the order of PLPF for n=3 → PLPF for n=1 → PLPF for n=3. 
There are two constraints for deciding the switch timing: 
(1) When a PLPF of n-input bits is used, a partial scan-in 
pattern through the PLPF should include at least succes-
sive 2n+1-2 bits that are shown in the column headed as 
“Average toggle bits” of Table 1. This is because the re-
maining values in the scan flip-flops just after switching 
disturb the partial pattern being at the expected toggle 
rate.  
(2) The partial pattern with a low toggle rate generated by 
the PLPF need to be applied to the head and tail parts of a 
test pattern, respectively. Although toggle reduction at the 
tail part does not contribute to the total toggle reduction 
so much, it is necessary for the toggle reduction at the 
scan-out operation because most flip-flops often keep 
their logic values at the capture operation followed by the 
scan-out operation.  
As parameter to express the switch timing, this paper 
uses three parameters α, β and γ, which denote the length 
of the tail part, the length of the middle part and the 
length of the head part of a complete scan-in pattern, re-
spectively. The length of the scan chain denoted by L, 
which is the number of bits of a scan-in pattern, equals to 
α+β+γ. The weight transition metrics (WTM) [26] is used to 
estimate the scan-in power, and the WTM of scan-in pat-
tern t under scan-in power control by α, β and γ can be 
calculated by Formula (3) according to the expected tog-






















































For a required scan-in power, a combination of (α, β, γ) 
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has to be computed so that the WTMin is as close as possi-
ble to WTMrq corresponding to the required scan-in pow-
er. 
In this paper, three types of scan-in power control ap-
proaches, Basic, Swap, and Moving are proposed for dif-
ferent purposes that are the fault coverage improvement 




THREE CONTROL APPROACH 
Approach Switch timing of PLPF Fault  coverage 
Area  
overhead 
Basic - One switch timing Low Small 
Swap 
- Two switch timings 




- One switch timing 




1) Basic Control 
In the Basic Control approach, the head part and the 
tail part of the scan-in pattern generated by the PLPF of 
n=3 have the same length, i.e., α=γ, for all scan chains. 
Therefore, it only needs to calculate β which can be 
uniquely determined from the required WTMrq. Fig. 6 
shows an example. This approach is easy to apply, but 
high fault coverage may not be guaranteed because flip-
flops where pseudo random values are applied are fixed 





1111111000000 …  01011001001 …00000000111111
IN OUT
 
Fig. 6 Basic Control approach 
2) Swap Control 
In the Swap Control approach, the length of the head 
part α and the tail part γ are set to α=L/2-β or γ= L/2. The 
values of α and γ are swapped between L/2-β and L/2 for 
each scan chain and each test vector. Fig. 7 illustrates the 
Swap Control approach. For a scan chain, the switch tim-
ing (α, β, γ) for test vectors with odd index number is 
(L/2-i, i, L/2), and the switch timing for test vectors with 
even index number is set as (L/2, i, L/2-i). For a test vector, 
the switch timing (α, β, γ) for scan chains with odd index 
number is (L/2-i, i, L/2), and the switch timing for scan 
chains with even index number is set as (L/2, i, L/2-i). 
In this approach, the partial patterns of the PLPF for 
n=1 are applied to more FFs, that is, the range applying 
the pseudo random values is wider on the scan chains. As 
a result, the fault coverage improvement can be expected. 
On the other hand, this approach requires more addition-
al circuit to realize the swapping operation compared 
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Fig. 7 Swap Control approach 
3) Moving Control 
The Moving Control approach is developed toward the 
most significant fault coverage improvement under the 
limitation on the required scan-in power. In this approach, 
a scan-in pattern with a high toggle rate at the middle 
part of the scan-in pattern is moved bit by bit in the scan 
chain every time a new scan-in pattern is applied. Fig. 8 
illustrates the Moving Control approach. For test vector N, 
if the length of the tail part γ is set to j and the length of 
the middle part β is set to i, then the length of the head 
part α becomes L/2-i-j. For the next pattern N+1, the 
length of the tail part γ increases by 1 (γ = j +1), and the 
length of the head part α decreases by 1 (α = L/2-i-j-1). 
Since the middle part β moves from the tail to the head on 
the scan chain, the partial patterns with pseudo random 
values are applied to all FFs. As a result, higher fault cov-
erage can be expected. On the other hand, this approach 
requires the most additional circuit to control the moving 
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Fig. 8 Moving Control approach 
4.3 On-chip Scan-in Power Control Scheme 
The scan-in power control circuit in Fig. 5(b) needs 
some external input-pins for the PLPF Control Signals. 
Fig. 9 shows the circuit structure of a PLPF controller to 
generate the PLPF Control Signals for the Basic Control 
approach. The PLPF controller consists of two AND gates, 
one OR gate and one Trigger-FF. A Scan-Shift Counter is 
usually used to control the Scan-Enable (SE) signal in scan-
based LBIST. According to the state of the FFs in the Scan-
Shift Counter, the PLPF controller circuit switches the 
PLPFs dynamically. As shown in Fig.9, two AND gates 
are connected with this counter at the switch timing (α, 
α+β). For example, if the switch timing (α, α+β) is set to (3, 
10) for a 4-bit scan-shift counter, the inputs of AND gate 
will be 0011 and 1010. When the output of AND gate is 1 
at the switch timing α, the T-FF changes its value from 0 
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to 1 and the value of n of the current PLPF changes from 
n=3 to n=1. When the output of AND gate is 1 at the 
switching timing α+β, the T-FF changes from 1 to 0 and 
the value of n of the current PLPF changes from n=1 to 
n=3. The Swap Control approach requires double size of 
the additional controlling circuit compared with the Basic 
Control approach, and more combinational gates are 



























Fig. 9 Logic structure of a PLPF Controller for Basic approach 
5 EXPERIMENTAL RESULTS OF TOGGLE RATE AND 
FAULT COVERAGE 
5.1 Experimental Setup 
This section shows experimental results of the pro-
posed scan-in power control method using ISCAS’89 and 
ITC’99 benchmark circuits for three control approaches. 
30k pseudo-random patterns were generated by a 16-bit 
LFSR with characteristic polynomial X16+X15+X13+X4+1 
from a seed “1010….1010”. A parallel scan structure was 
assumed to all the circuits with the maximum scan-chain 
length set to 100 or 200 (the number of FFs >1600). The 
primary inputs are fed with the patterns generated by 
another LFSR. An in-house fault simulator was used to 
calculate fault coverage for the single stuck-at fault model 
with single capture and the transition delay fault model 
with the launch-on-capture clocking scheme [2]. The scan-
shift power was evaluated by WTMin as described in Sec-
tion 4.  
 
5.2 Scan-in power reduction by the optimized 
PLPF 
At the first experiment, the toggle rate of scan-in pat-
terns with single PLPF for n=2 and n=3 was calculated. 
Table 3 shows WTMin achieved with the original PLPFs in 
Fig. 1 and the proposed PLPFs in Fig. 3. It can be seen that 
the proposed PLPFs have the same capability of toggle 
control as the original PLPFs. All toggle rates are slightly 
different from the theoretical values given in Table 1. This 
should be because the initial values of scan flip-flops just 
before starting the scan-in operation affect the toggle rate. 
In addition, due to the different feedback structures of the 
PLPFs, generated scan-in patterns are different between 
two PLPFs. The proposed PLPFs for n=3 generated scan-
in patterns with 0.03% lower average WTMin than the 
original PLPFs. 
TABLE 3 











s9234 16.72 16.72 7.41 7.34 
s13207 16.93 16.93 7.47 7.46 
s15850 17.01 17.01 7.60 7.56 
s38417 16.78 16.78 7.35 7.32 
s38584 16.86 16.86 7.45 7.42 
b14 16.99 16.99 7.66 7.57 
b15 16.83 16.83 7.35 7.35 
b20 16.70 16.70 7.22 7.20 
b21 16.70 16.70 7.22 7.20 
b22 16.78 16.78 7.37 7.35 
Average 16.83 16.83 7.41 7.38 
 
5.3 Evaluation of scan-in power control 
approaches 
The second experiment was conducted to confirm the 
flexibility of the scan-in power control. Table 4 shows the 
switch timing (α, β, γ) for a target WTMrq for each bench-
mark circuit. In this experiment the target WTMrq was set 
to the average toggle rate at FFs in the normal functional 
operation computed by logic simulation for pseudo-
random patterns. The variation of WTMrq implies that the 
ideal scan-in power may be different depending on the 
CUT, and therefore flexible scan-in power control is nec-
essary. 
The switch timings (α, β, γ) of the three proposed ap-
proaches for each circuit are shown from the fifth to the 













α β γ α β γ 
s9234 17.81 76 3 28 19 29 38 19 19 
s13207 26.32 96 7 26 43 27 14 43 39 
s15850 19.03 100 6 36 28 36 50 28 22 
s38417 17.63 182 9 69 44 69 91 44 47 
s38584 27.53 97 15 25 46 26 14 46 37 
b14 13.14 82 3 35 11 36 41 11 30 
b15 5.95 90 5 42 5 43 45 5 40 
b20 13.08 98 5 42 14 42 49 14 35 
b21 13.08 98 5 42 14 42 49 14 35 
b22 13.12 82 9 39 13 40 46 13 33 
 
Table 5 shows the difference of WTM with the launch-
on-capture between the target WTMrq and the obtained 
WTMin. It can be seen that every switch timing can derive 
WTMin within ±0.51% for WTMrq, and the average differ-
ence for all circuits is less than 0.2% for any approach. 
Also, both WTMin of the Swap and Moving control ap-
proaches are 0.08% higher than that of the Basic Control 
approach because the initial switching in the Swap and 
Moving control approaches might have caused some un-
controllable toggles.  




SCAN-IN POWER CONTROL RESULT (WTMIN) 
Circuits 
ΔWTMin 
Basic Swap Moving 
s9234 -0.09 0.05 0.03 
s13207 0.12 0.32 0.33 
s15850 0.50 0.50 0.51 
s38417 0.18 0.24 0.24 
s38584 -0.11 0.11 0.12 
b14 0.00 0.06 0.08 
b15 0.09 0.13 0.11 
b20 0.11 0.12 0.12 
b21 0.11 0.12 0.12 
b22 0.07 0.15 0.17 




Table 6 and Table 7 show results of fault coverage of 
pseudo random patterns generated by an LFSR, patterns 
generated with single PLPF for n=3, and patterns generat-
ed by the three proposed approaches. For comparison, 
results of two well-known low-power approaches LT-
RTPG [11] and ALP-RTPG [12] are added to the Table. The 
columns named “WTMin” and “FC” show WTMin and 
fault coverage of the generated patterns, respectively.  
From the results on fault coverage, it is confirmed that 
the Moving Control approach can achieve higher fault 
coverage than the Basic and Swap approaches. It is wor-
thy to note that, for circuit b15, the Moving Control ap-
proach recorded the highest fault coverage among PLPF 
for n=3, LT-RTPG (n=4) and ALP-RTPG (n=3) in spite of 
lower WTMin than the others. The results show that fault 
coverage loss for the Moving Control approach is only 
0.5% for the single stuck-at fault model and 1.93% for the 
transition delay fault model compared with the LFSR. For 
some circuits, the Moving Control approach derived even 








FAULT COVERAGE EVALUATION FOR TRANSITION DELAY FAULTS 
Circuits 





WTMin FC WTMin FC WTMin FC WTMin FC WTMin FC WTMin FC WTMin FC 
s9234 50.00  61.61  7.34  49.73  17.72  51.00  17.86  55.41  17.84  56.10  6.68  51.12  9.75  41.65  
s13207 50.00  61.39  7.46  47.66  26.44  57.08  26.64  63.44  26.65  62.57  6.93  50.21  7.87  54.78  
s15850 50.00  51.20  7.56  46.70  19.53  46.47  19.53  48.76  19.54  50.89  7.37  48.40  8.07  45.25  
s38417 50.00  84.58  7.32  78.92  17.81  79.36  17.87  81.06  17.87  82.93  6.60  79.69  7.48  71.73  
s38584 50.00  59.94  7.42  49.07  27.42  54.89  27.64  58.52  27.65  58.19  6.70  53.56  8.02  46.73  
b14 50.00  73.50  7.57  72.58  13.14  72.80  13.20  73.00  13.22  74.10  7.04  73.07  10.24  73.23  
b15 49.99  58.85  7.35  34.73  6.04  29.23  6.08  29.42  6.06  40.60  6.54  35.61  8.31  35.53  
b20 50.00  73.60  7.20  74.94  13.19  72.88  13.20  74.06  13.20  76.19  7.19  75.73  8.37  76.43  
b21 50.00  75.58  7.20  77.11  13.19  75.26  13.20  76.07  13.20  78.12  7.17  77.49  8.37  77.90  
b22 49.99  75.18  7.35  75.26  13.19  75.07  13.27  75.74  13.29  76.36  7.14  73.30  7.63  73.72  
Average 50.00  67.54  7.38  60.67  16.77  61.40  16.85  63.55  16.85  65.61  6.94  61.82  8.41  59.70  
 
Circuits 





WTMin FC WTMin FC WTMin FC WTMin FC WTMin FC WTMin FC WTMin FC 
s9234 50.00  85.71 7.18  77.77 17.73  81.94 17.86  85.58 17.84  86.72 6.68 79.66 9.75 64.23 
s13207 50.00  88.39 7.49  69.75 26.51  79.43 26.72  80.47 26.72  80.61 6.71 72.60 7.66 79.20 
s15850 50.00  87.38 7.51  79.69 19.55  79.29 19.56  82.00 19.56  85.83 6.98 80.19 8.03 80.83 
s38417 50.00  93.69  7.26  90.13  17.65  90.23  17.65  91.20  17.66 92.97  7.01  90.20  7.96  83.39  
s38584 50.00  90.96  7.32  83.62  27.57  86.24  27.77  88.99  27.79  88.83  6.61  86.07  7.39  81.72  
b14 50.01  84.61 7.51  79.42 13.13  79.22 13.20  79.49 13.21  89.4 6.90 79.09 10.02 81.93 
b15 49.99  68.10 7.34  39.28 6.04  37.36 6.08  37.39 6.06  58.71 6.53 40.40 8.30 51.44 
b20 50.00  83.95 7.15  81.35 13.17  79.61 13.17  80.55 13.18  88.92 6.41 83.55 8.34 81.09 
b21 50.00  85.73 7.15  83.04 13.17  80.45 13.17  81.88 13.18  90.23 6.41 85.23 8.34 82.98 
b22 49.99  85.22 7.28  80.53 13.16  78.95 13.24  82.88 13.25  86.45 6.61 82.93 7.53 81.27 
Average 50.00  85.37 7.32  76.46 16.77  77.27 16.84  79.04 16.85  84.87 6.69 77.99 8.33 76.81 
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5.4 Area Overhead 
Table 8 shows area overhead and its breakdown of the 
proposed method. The breakdown is shown by the num-
ber of additional cells, which are combinational logic 
gates and flip-flops (shown in parenthesis). The CUT 
used in this experiment is a benchmark circuit b22 in 
which there are 9 scan chains with the maximum chain 
length 83. The circuit was synthesized with Synopsys De-
sign Compiler™ in a CMOS 65nm technology. For compar-
ison, the column named “Ori.PLPF” denotes results using 
the original PLPF in Fig. 5(a), and the column named 
“PRESTO (fully)” denotes results of an existing low-
power method (PRESTO) [17]. The second row headed 
“one scan chain” shows the number of cells of the dynami-
cally controlled PLPF added to each scan chain. The third 
row headed “PLPF controller” shows the number of cells 
of the PLPF controller in Fig. 9. The fourth and the fifth 
rows show the total number of additional cells and the 
percentage of the additional cell area in the entire circuit, 
respectively. The column named “Ori.PLPF” denotes re-
sults using the original PLPF in Fig. 5(a), and the columns 
under “Proposed PLPF” show results using the proposed 
approaches. For comparison, the column named “PRES-
TO (fully)” denotes the area overhead of the low-power 
method (PRESTO) [17].  
The proposed scan-in power control using the Basic 
Control approach and the Swap Control approach need 
less area overhead than the “Ori.PLPF”. The total area 
overhead is reduced from 0.76% of the original PLPF to 
0.36% and 0.43% of the Basic Control and the Swap Con-
trol, respectively. However, the Moving Control approach 
incurs larger area overhead than the original PLPF or oth-
er approaches because more FFs are needed to move the 
switch timing dynamically. From these results, a trade-off 
between area overhead and fault coverage can be ob-
served. The “PRESTO” method needs less combinational 
logic gates than the proposed scan-in power control 
method; however, it requires more FFs that result in larg-
er area overhead than the proposed method.  
 
TABLE 8 









[17] Basic Basic Swap Moving 
PLPF for 
one scan chain 
18 7 7 7  4+(3) 
PLPF  
controller 
5+(1) 5+(1) 24+(2) 59+(7) 18+(13) 
Total cell 167+(1) 68+(1) 87+(2) 122+(7) 54+(40) 
Total area 
overhead (%) 
0.76  0.36  0.43  0.84  0.95  
6    EXPERIMENTAL RESULTS USING TEG CHIPS  
6.1 TEG Chip Design 
Experiments using a TEG chip were conducted to ob-
serve a relation between WTMin and the physical power 
in terms of the current and delay variation. The de-
signed TEG chip implements ten copies of b22 as a CUT 
and the scan-in power control method introduced in Fig. 
5(a) was embedded. The chips were fabricated using the 
65nm CMOS technology. Fig. 10 shows the floorplan and 
the picture of a TEG chip.  
A structure of parallel scan chains was implemented 
with ten copies of b22. Each b22 contained 9 scan chains 
with the maximum length of 83. The primary inputs and 
outputs of each b22 are isolated from the internal scan 
chains using the boundary scan cells. One 22-bit LFSR 
module with the characteristic polynomial of X22+ X21+1 
from a seed of all 1 and one 11-bit MISR module with the 
characteristic polynomial of X9+ X8+1 are placed on the left 
and right side of the chip. The PLPF module including a 
PSF is inserted between the LFSR and the input pins of all 
scan chains. The PLPF consists of a PLPF (n=2), a PLPF 
(n=3) and a multiplexer shown in Fig. 5(a).  
In order to evaluate delay variations affected by heat 
(temperature) during the scan-shift operation, three types 
of ring oscillators, RO1, RO2 and RO3 proposed in [27][28] 
are placed at the center of the TEG chip. RO1, RO2 and 
RO3 consist of 51-stages of 2-inputs 1-fanout NAND gates, 
51-stages of 3-inputs 1-fanout NAND gates, and 51-stages 
of 4-inputs 1-fanout ORNAND gates, respectively. The 
oscillation frequency of each RO varies with the fluctua-
tion of the chip temperature caused by scan-in power con-
trol. While the high temperature increases the circuit de-
lay and retards the oscillation frequency, the low tempera-
ture decreases the circuit delay or increases the oscillation 
frequency. The LBIST function and the ROs were con-
trolled from external pins. Table 9 shows detailed config-
uration of the TEG chip. 
An external tester CX1000D provided by CloudTesting 
Service™ [29] was used to control and observe the I/O 
pins of the chip. Since the tester has a function to measure 
the average supply current, power dissipation during the 
scan-shift operation can be observed as the average sup-
ply current.  
 
TABLE 9 
CONFIGURATION OF TEG CHIP 
Process CMOS 65nm SOTB 
CUT b22 circuits × 10 
# of gates 15264 × 10 
# of FFs 741 × 10 
# of scan chains 9 × 10 
Length of scan chains 83 or 82 

































   
(a)   (b) 
Fig.10 (a) The floorplan and (b) the picture of TEG 
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6.2 Result of scan-in power control method with 
chip measurement 
In the experiments, the Basic Control approach de-
scribed in Section 4 is applied with the target WTMrq 7%, 
10%, 15%, 20%, 25%, 30% and 50%. Note that the simulat-
ed WTMin for each WTMrq is less than 0.1%. Table 10 
shows the switch timings which are calculated by Formu-
la 3 for each WTMrq. The clock frequency was set to 
50MHz. The measurement time of the ROs was set to 
40.96μs (20ns × 2048 clocks).  
Table 11 shows the average supply current and the av-
erage frequency of three ROs measured for the ten TEG 
chips under the scan-in power control. It can be seen that 
the supply current increases but the frequency of the ROs 
decreases as the WTMrq increases. The bottom row of Ta-
ble 11 shows a strong positive correlation between the 
WTMin and the current as well as a strong negative corre-
lation between the WTMin and the frequency of the ROs. 
These correlations indicate that the proposed scan-in 
power control method can control the scan-in power to an 
arbitrary level with high accuracy.  
Fig. 11 and Fig. 12 show the supply current and the 
frequency of RO1 in 10 TEG chips, respectively. The devia-
tion of the current and the frequency result from the pro-
cess variation in TEG chips. The values of the supply cur-
rent and the frequency change linearly to the target 
WTMrq. From Fig. 12, it is observed that the scan-in power 
control method can control an additional delay due to the 
IR-drop and the heat caused by high power consumption 
during the scan-shift operation. These results confirm the 
effectiveness to avoid test malfunctions. 
 
TABLE 10 




α β γ 
7% 83 0 0 
10% 35 12 36 
15% 34 15 34 
20% 29 25 29 
25% 24 35 24 
30% 19 44 20 
50% 0 83 0 
 
 
TABLE 11  







RO1 RO2 RO3 
7% 14.87 287.54  194.78  138.02  
10% 15.32 286.92  194.31  137.71  
15% 15.93 286.14  193.73  137.35  
20% 16.59 285.33  193.15  136.96  
25% 17.26 284.56  192.57  136.59  
30% 17.86 283.80  192.02  136.23  
50% 20.07 280.76  189.80  134.79  
Correlation 0.9988 -0.9996 -0.9995 -0.9994 
 
 
Fig. 11 Average Current value of 10 TEG chips 
 
Fig. 12 Average of RO1 frequency ratio of 10 TEG chips 
7 CONCLUSIONS 
This paper has proposed a low-power test method to 
realize flexible scan-in power control for LBIST. Three 
types of power control approaches named Basic, Swap 
and Moving Control have been introduced to meet the 
different requirements in terms of fault coverage im-
provement, small hardware overhead, and high power 
control accuracy. Experimental results on the benchmark 
circuits confirms that the proposed method can control 
the toggle rate of CUTs during the scan-in operation with 
small hardware overhead and without sacrificing fault 
coverage.  
To evaluate the effectiveness of the scan-in power con-
trol method on the actual device, a TEG chip was de-
signed and fabricated. The measurement results on the 
supply current and the circuit delay show a linear change 
to the scan-in power. These results confirm high flexibility 
and accuracy of the proposed scan-in power control 
method.  
In the future, the scan-out power and the peak scan-
shift power will be taken into account as well as combin-
ing the proposed method with scan-out power reduction 
[14][18] and multi-cycle test [13][14][23] for reducing 
scan-out power and capture power, and improving fault 
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